Architecture of a High-Performance Image Processing System

نویسندگان

  • Hiroshi Takenaga
  • Yoshiki Kobayashi
  • Masao Takatoo
  • Yosiyuki Okuyama
  • Shuichi Miura
  • Tadashi Fukushima
  • Kazuyoshi Asada
  • Kazunori Fujiwara
چکیده

This paper describes the architecture of a high performance, compact image processing system. The system feature is that an image processor is constructed by employing eight kinds of high speed VLSIs, including real-time video image processing LSI(1SP-11). These VLSIs are developed while realizing both compactness and easy system extensions. The ISP-I1 is a VLSI for gray scale image processing. It includes two line buffer memories and has a time-shared processing function. So one ISP-I1 can carry out a 3 x 3 spatial convolution at 6 MHz without additional circuitry. Using three ISP-IIs, a 3 x 3 spatial convolution can be executed at 24 MHz. The system's image processor is realized on one board, including three gray 8-bit and three binary image memories having 5 12 x 5 12 pixels, A D and D/A converters, etc. The image processing speed is 6 MHz in processing a 3 x 3 spatial convolution, labeling, etc., and 12 MHz in executing a n affine transform, inter-image processing, etc.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

Design of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems

Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...

متن کامل

Thermal Intro Row Weed Control Optimized Machine with Image Processing

Farming organic vegetable and crops have grown as a market desiring commodity. Weed control in farms has been costly and laborous and it has always been hard to achieve a proper weeding. A few chemicals are commonly applied in organic farming. Thermal weeding with flame burners seems a good solution; however, it has its own drawbacks, such as; damaging the main crops, low performance, being inf...

متن کامل

Fuzzy Neighbor Voting for Automatic Image Annotation

With quick development of digital images and the availability of imaging tools, massive amounts of images are created. Therefore, efficient management and suitable retrieval, especially by computers, is one of themost challenging fields in image processing. Automatic image annotation (AIA) or refers to attaching words, keywords or comments to an image or to a selected part of it. In this paper,...

متن کامل

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

A Novel Multiply-Accumulator Unit Bus Encoding Architecture for Image Processing Applications

In the CMOS circuit power dissipation is a major concern for VLSI functional units. With shrinking feature size, increased frequency and power dissipation on the data bus have become the most important factor compared to other parts of the functional units. One of the most important functional units in any processor is the Multiply-Accumulator unit (MAC). The current work focuses on the develop...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1988